Verilog in 2 hours [English]
156.7 هزار بار بازدید -
4 سال پیش
-
#verilog #asic #fpga
This tutorial
#verilog #asic #fpga
This tutorial provides an overview of the Verilog HDL (hardware description language) and its use in programmable logic design. We cover logic design process and then both synthesis constructs of Verilog as well as simulation constructs. We also discuss writing Verilog code for state machines. You will gain a basic understanding of Verilog enabling you to begin creating your designs. You can jump to relevant sections by clicking at time tags in the CONTENT below.
Slides and Solutions:
https://tinyurl.com/verilog-slides
Icarus Verilog installation:
https://www.seevid.ir/fa/w/Y0bNVStZok4
Try Verilog without installation on edaboard.com
https://www.seevid.ir/fa/w/NXlqdrYga9M
SUBSCRIBE! Also Enable Notifications by clicking bell button on channel page
CONTENT
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Course Overview
(https://www.seevid.ir/fa/w/nblGw37Fv8A) PART I: REVIEW OF LOGIC DESIGN
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Gates
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Registers
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Multiplexer/Demultiplexer (Mux/Demux)
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Design Example: Register File
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Arithmetic components
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Design Example: Decrementer
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Design Example: Four Deep FIFO
(https://www.seevid.ir/fa/w/nblGw37Fv8A) PART II: VERILOG FOR SYNTHESIS
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Verilog Modules
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Verilog code for Gates
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Verilog code for Multiplexer/Demultiplexer
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Verilog code for Registers
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Verilog code for Adder, Subtractor and Multiplier
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Declarations in Verilog, reg vs wire
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Verilog coding Example
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Arrays
(https://www.seevid.ir/fa/w/nblGw37Fv8A) PART III: VERILOG FOR SIMULATION
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Verilog code for Testbench
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Generating clock in Verilog simulation (forever loop)
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Generating test signals (repeat loops, $display, $stop)
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Simulations Tools overview
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Verilog simulation using Icarus Verilog (iverilog)
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Verilog simulation using Xilinx Vivado
(https://www.seevid.ir/fa/w/nblGw37Fv8A) PART IV: VERILOG SYNTHESIS USING XILINX VIVADO
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Design Example
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Vivado Project Demo
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Adding Constraint File
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Synthesizing design
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Programming FPGA and Demo
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Adding Board files
(https://www.seevid.ir/fa/w/nblGw37Fv8A) PART V: STATE MACHINES USING VERILOG
(https://www.seevid.ir/fa/w/nblGw37Fv8A) Verilog code for state machines
(https://www.seevid.ir/fa/w/nblGw37Fv8A) One-Hot encoding
4 سال پیش
در تاریخ 1399/05/02 منتشر شده
است.
156,704
بـار بازدید شده