ECE 165 - Lecture 16: Sequential Logic III (2021)

This lecture introduces transistor-level design of D flip-flops (or D registers). We then discuss how to model and predict setup and hold times for these DFFs. Next, we discuss how to build settable and/or resettable flip-flops, and finally discuss how to implement latch-based clock gating.