Mod-02 Lec-01 Introduction to HLS: Scheduling, Allocation and Binding Problem
9 هزار بار بازدید -
12 سال پیش
-
Design Verification and Test of
Design Verification and Test of Digital VLSI Circuits by Prof. Jatindra Kumar Deka, Dr. Santosh Biswas, Department of Computer Science and Engineering, IIT Guwahati. For more details on NPTEL visit http://nptel.iitm.ac.in
12 سال پیش
در تاریخ 1391/11/26 منتشر شده
است.
9,091
بـار بازدید شده